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ABSTRACT 
This thesis describes the design, implementation and testing of 
a UHF frequency synthesizer. The synthesizer is designed to provide 
a sine wave output programmable from 400 MHz to 500 MHz in 0.1 MHz 
increments. The synthesis technique utilized is Digital Coherent 
Indirect Synthesis. This technique uses phase locking to provide a 
range of stable output frequencies all derived from a single crystal 
reference. Component design and system level analysis are presented 
in detail. 
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CHAPTER I 
INTRODUCTION 
Frequency synthesis has evolved over the years from the early 
direct synthesis techniques to the modern indirect methods. Direct 
frequency synthesizers are usually comprised of a crystal-controlled 
oscillator with a bank of crystals switched in. The process is slow 
and requires an additional crystal for each desired frequency. 
Indirect synthesis utilizes feedback in a phase-locked loop to provide 
a range of coherent frequencies from a single stable crystal reference. 
The phase-locked loop acts as an integral multiplier of the reference 
source. 
A Digital Coherent Indirect Synthesis technique was chosen to 
design a UHF frequency synthesizer programmable to provide 400 MHz 
to 500 MHz in 0.1 MHz increments. This technique utilizes a 
programmable digital divider in the feedback path to adjust the 
output frequency. Recent advances in ECL and TTL integrated circuits 
allow the use of digital dividers operating at UHF frequencies. A 
block diagram of a Digital Coherent Indirect Synthesizer is shown in 
Figure 1. 
The major component in a coherent indirect synthesizer is the 
voltage-controlled oscillator (VCO). Normally, at UHF frequencies, 
VCO design is a triai and error type procedure. The majority of the 
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3 
design effort takes place in the lab, tuning the circuit to achieve 
the designed performance. In an attempt to minimize the debugging 
phase of the VCO design, S-parameter design techniques were used. 
The S-parameters are very useful in microwave circuit designs because 
of the measurement accuracy and transistor stability. Often a 
transistor will oscillate with a short or open circuit at one port, 
thereby making v11 and z11 meaningless. 
This paper describes the component design as well as the system 
level analysis for the fully programmable coherent UHF frequency 
synthesizer. 
CHAPTER II 
PHASE-LOCK LOOP SYSTEM 
PLL Theory 
The heart of a direct, coherent, frequency synthesizer is a 
phase-locked loop. A block diagram of a PLL is shown in Figure 2. 
K D K f K 0 
8. ( s) Phase 8 ( s) 8 ( s) 
- 1 - e - - 0 -
-
- Detector ~ Filter - vco "' 
f. f o 1 a 
Kn 
8 (s)/N Divider ('\ 
.;. N 
Figure 2. Phase-Locked Loop. 
The phase detector produces a voltage proportional to the phase 
difference between the signals e. and e /N. This voltage is filtered 
1 0 
and used as the control signal for the VCO. Any time variant signal 
4 
5 
appearing at the input to the VCO will modulate the output signal. 
During phase lock, the output frequency is: 
f = Nf. (1) 
0 l 
The two major parameters in PLLs are the type and order. The 
type of a system refers to the number of poles of the loop transfer 
function G(s) H(s) located at the origin. The order of the system 
refers to the highest degree of the characteristic equation. 
1 + G(s) H(s) = 0 ( 2) 
The roots of the characteristic equation are the poles of the closed 
loop transfer function. For a PLL to track a reference frequency with 
zero steady-state error, a minimum of type 2 is required (Manassewitsch 
1976). 
PLL Design 
A type 2, second order PLL system was chosen as the basis for this 
frequency synthesizer. The type 2 system allows phase coherence 
between the two input signals to the phase detector. The additional 
zero, added to make the system second order, increases stability. The 
requirements chosen for the PLL were: 
Output Frequency: 
Frequency Steps: 
Lock-up Time: 
Overshoot: 
400 MHz to 500 MHz 
100 KHz 
10.0 msec 
< 20 % 
6 
The transfer functions for the known elements of the PLL are: 
VCO: 
= 100 MHz regujred range 
Kv 1.5 volt swing from P.O. x 2n rad/s/V 
8 Kv = 4.19 x 10 rad/s/V 
Phase Detector (Motorola MC 4044): 
KP = 0.111 V/rad (Motorola Specifications) 
Programmable Dividers: 
N 
max 
= 
= 
f 
o max 
f 
ref 
= 
= 
400 MHz 
25 KHz 
500 MHz 
25 KHz 
= 16,000 
= 20,000 
( 3) 
( 4) 
( 5) 
( 6) 
Nmax will be used in loop equation calculations. The loop transfer 
function for a type 2 system is: 
K K K Kf 
G(s) H(s) = P v n 
s 
The ref ore, Kf must be of the form: 
s + a 
s 
= K(s + a) 
s2 
( 7) 
(8) 
The circuit shown in Figure 3 gives the desired form for the filter 
transform function (Egan 1981). The transfer function for the first 
order active filter is: 
v. 
1 
7 
Figure 3. Active Filter Design. 
The overall loop characteristics can then be determined by proper 
(9) 
selection of R1, R2 and C. Inserting the equation for Kf into the 
loop equation yields: 
R2 Cs + 1 K ( l) G(s) H(s) = K ( R N ) ( __y_) p 1 s N (10) 
end the cha racteri s tic equation becomes: 
2 K12 KV R2 s + K~ KV = 0 s + R N R1 CN 1 ( 11) 
The standard form of the C.E. is: 
8 
where: 
; = damping coefficient 
w =natural radian frequency 
n 
Equating like coefficients in equations (11) and (12) gives: 
K K 
p v = w 2 
R1 CN n 
and 
(12) 
( 13) 
( 14) 
wn can now be determined from percent overshoot and settling time. A 
damping coefficient of ; = 0.8 will allow a peak overshoot of less than 
20% and will settle within 5% at wn t = 4.5 (Gardner 1967). Scaling 
this to the required lock-up time of 10 msec: 
4.5 4.5 450 d I wn = ~t~ = 0.01 = ra s sec 
Solving equation (13) for the unknowns R1 and C: 
K K 
Rl C = p v 
w 2 N 
n 
= (0.111) (4.19 x 10 8) 
(450) 2 (20,000) 
(15) 
(16) 
9 
R1 C = 0.0115 
Choose C = 470 nF, then R1 = 24.4 k~ (use standard value 24.9 k~ ). 
RP is the parallel combination of R1 and R2: 
R = 24.4 K (7.5 K = 5•74 K~ p 24.4 + 7.5 K~ ( 18) 
Use RP = 5.62 K~. A 741 op Amp was chosen for the high gain amplifier 
in the active filter. 
With the loop filter design finished, the phase-lock loop is 
complete. One final parameter of interest in the PLL is the 3 dB 
bandwidth of the loop (Manassewitsch 1976). 
= wn [ 2 [,2 /(2 ;2 + i] k: + 1) 2 2 BW3 dB + 1 + Hz (19) 2TI 
= 4~0 ~ 1(2 (0.8) 2 + 1 J k: (0.8) 2 + 1 + 2 Hz 
= 156.4 Hz 
PLL Operation 
The operation of the PLL is best described by an example. 
Starting from a steady-state condition, suppose the value of N is 
increased to achieve a higher output frequency. With N increased, 
the signal entering the phase detector is now a lower frequency than 
10 
the reference. According to the transfer function of the phase 
detector, this causes a higher output voltage. The increased voltage 
causes the VCO output frequency to increase until the two inputs to 
the phase detector are again the same frequency. While the loop 
filter blocks all high frequency signals from modulating through the 
VCO, it also slows the response time of -the loop. Lock-up requires 
several sample intervals, with the divided VCO output getting closer 
to the reference frequency each time. 
CHAPTER I II 
VOLTAGE CONTROL OSCILLATOR 
VCO Design 
The accepted method of UHF oscillator design uses a standard 
"cookbook" model with components scaled to the desired range, and 
the majority of the time spent i n the lab "tweaking" the circuit to 
achieve the desired performance. This design process leads to 
unpredictable development time and no guarantee of performance. This 
paper describes the design of oscillators using much more reliable 
S-parameter design techniques. 
There are three conditions that must be satisfied for oscillation 
to occur (Vendelin 1982): 
1. 
2 . 
3. 
K < 1 
r s I : 1 L 22 
where K, the stability factor, is defined as: 
11 
( 20) 
(21) 
(22) 
12 
As see n i n Fi g u re 4 , r G , the re fl e ct i on co e ff i c i en t l o o k i n g back at 
the genera tor: 
( 2 4) 
r L' the reflection coefficient looking into the load: 
z - z 
rL L 0 = ZL + z 0 
(25) 
s
11
•, i.e. s11 with the load connected to the transistor: 
(26) 
and s22 •, i.e. ·s22 with the generator connected to the transistor: 
It can be seen that the conditions of oscillation are only functions 
of the S-parameters of the transistor circuit and the impedance of the 
generator and load. The three oscillation conditions can actually be 
reduced to two independent conditions. It can be proven that if one 
port of the device is oscillating, the other port must also be 
oscillating. Therefore, criteria 2 and 3 are redundant. 
Knowing the S-parameters of the transistor, the oscillator design 
process is reduced to three steps. First, select a transistor 
Generator 
ZG 
13 
Transistor and 
Bias Circuit 
511' 512' 521' 522 
Figure 4. Osei llator Model. 
configuration that gives K < 1 over the desired frequency range. This 
criterion can normally be met without additional feedback if the 
transistor is used in the common-base mode. The next step is to 
select an output load which gives 1s 11 • I >lover the frequency ranqe 
of interest. Since rG ~ 1, it follows that 1s 11
1 I > 1 is required as 
a partial solution to criterion 2. Finally, the input port is 
resonated with a passive high-Q circuit at the desired frequency, 
solving criterion 2, rGs 11 • = 1. With these conditions met, the device 
is oscillating at both ports and since the input port is passive, 
the power is delivered to the output port. For a tunable frequency 
oscillator, the input resonator can be replaced with a varactor 
tuning network. As the impedance of the varactor is changed, the 
oscillation criteria are met at a different frequency. 
14 
The oscillation criteria can be met at a desired frequency with a 
wide range of input and output loads. A FORTRAN program was written 
as part of this paper to assist in the component selection. The program 
takes the S-parameters of the transistor and bias circuit, together with 
a selected realizable load, and determines the input network, if 
possible, that will solve for the oscillation criteria. For a tunable 
design, the program takes into account changes in S-parameters and 
impedances with varying frequency. A good tunable design is one that 
can meet the desired output frequency range with an input impedance 
range realizable by a single resonator network. The only factor that 
is not directly considered in this analysis is parasitic impedances 
that may show up in the lab. A complete listing of this program is 
given in Appendix B. 
The VCO designed for this project was to have an operating range 
of 400 to 500 MHz. A Motorola BFW92A transistor was selected because 
of its high operating frequency and low input and output reactances. 
The common-base configuration was chosen to assure that oscillation 
criterion l, K < 1, could be met without additional feedback. As is 
customary, the S-parameters given in the manufacturer specifications 
are for the common-emitter configuration. An operating point of 
VCE = 10 volts and Ic = 15 mA was chosen because of the high gain-
bandwidth product at that point. The CE S-parameters at this point 
for 500 MHz are (Motorola Data Sheet, BFW92A): 
15 
511 = 0.09 @ -137.0° 
512 = 0.076 @ 71.0° 
521 = 5.60 @ 87.0° 
522 = 0.47 @ -21.0° 
These CE 5-parameters can be converted to the desired CB 5-parameters 
using the method described in . Appendix A. The resulting CB 5-parameters 
are: 
511 = 0. 94 @ 161. 3° 
512 = 0.028@ 129.8° 
521 = 1. 92 @ -20.0° 
522 1.02 
0 
= @ -11. 3 
These CB 5-parameters result in a stability factor of K = -0.75, well 
below the required K < 1 to meet oscillation criterion 1. With condition 
one already satisfied, the transistor and necessary bias circuit was 
implemented on a copper board with .05M connectors at the input and 
Qutput ports. The actual CB 5-parameters were then measured, including 
the effects of the bias circuit and associated parasitics. The CB 
5-parameters measured on the HP-8507A Network Analyzer were: 
16 
511 = 1.01 @ 136. o
0 
512 = 0.09 @ 144.0° 
521 = 1. 53 @ -111.0° 
s22 = 0.11@ -45.0° 
These measured parameters agree fairly well with the parameters derived 
from the manufacturer's specifications. Since this is the transistor 
circuit in its final form, these parameters can be used with great 
confidence in designing the complete oscillator. Oscillation criterion 
1 is still easily satisfied with a stability factor of K = -0.35 using 
the measured CBS-parameters. All that remains in the design phase 
is to find a combination of input and output loads to satisfy oscillation 
Criterion 2 over tne 400 to 500 Hz range. After a few runs of the 
oscillation criteria program described in Appendix B, an easily 
realizable load combination is discovered. With a series inductance 
of 50 nH as the output load, the circuit will osci 1llate at 400 MHz 
with 15 pF input capacitance and at 500 MHz with 11.4 pF input 
capacitance. This range of input capacitance can be achieved with a 
Motorola 1N5441B varactor. According to Motorola specifications, the 
varactor has a capacitance of 15 pFs with 0.1 volts reverse bias and 
11.4 pFs with 0.9 volts reverse bias. With increased reverse bias 
voltages, the varactor can have a capacitance as small as 5 pFs if 
required to counteract stray capacitance in the device implementation. 
The fi na 1 VCO circuit is shown in Figure 5. 
Ru J.11 
3.6kr2 
1. 33lill 
17 
JV =1sv cc 
RFC 
133r2 
196r2 
Blocking capacitors are 270pF ~iori 
RF chokes are 23nH air-core 
Figure 5. Complete VCO Circuit. 
SOnH 
1N5441B 
(5-15pFs) 
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VCO Implementation 
The VCO circuit designed in the last section using S-parameter 
techniques was built on two copper-clad boards. The first board, which 
was already built to measure the CB S-parameters, was modified only by 
adding the varactor across the input port in place of the OSM 
connector. The output load was put on a board by itself so the impedance 
at the desired frequencies could be measured directly on the network 
analyzer. Board two is a two-port device containing only the output 
load, a 50 nH inductance. The 50 nH inductance was achieved with the 
self-inductance of a one-half inch long strip of 22 gauge copper wire. 
The inductance was measured directly on the network analyzer. The RF 
was kept out of the de power supply and the tuning voltage input by 
23 nH air core RF chokes. 
VCO Testing 
Power was applied to the VCO with the output connected to the 
50D input of the spectrum analyzer. With tuning voltages higher than 
predicted, the VCO gave the desired performance. The higher voltages 
are necessary due to the parasitic capacitance present in the boards 
and components. The parasitics add to the input capacitance requiring 
less capacitance than predicted from the varactor. Figure 6 shows 
the VCO output frequency as a function of tuning voltage. The power 
output of the VCO ranged from 7.2 mW to 12.8 mW over the frequency 
range. 
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Figure 6. Initial VCO Performance. 
The performance of the VCO was not completely repeatable from 
one measurement to the next. The performance seemed to be affected 
by the de power supply lines and relative position of adjacent 
components. The de supply lines were better isolated from the RF 
signals by replacing the RF chokes with ferrite beads. At RF 
frequencies, the ferrite beads provide a high series resistance with 
very little reactance. The VCO was then isolated from adjacent 
components by enclosing it in a grounded aluminum chassis. The 
performance of the modified VCO was then remeasured on the spectrum 
analyzer. Figure 7 shows the performance of the modified VCO. The 
power output of the modified VCO ranged from 9.0 mW to 13.4 mW over 
the frequency range. 
20 
600 
....-.... 
N 
:c 
~ 575 ............ 
~ 
u 
c 
w 550 ~ 
er 
w 
~ 
LL-
+-> 525 
~ 
0.. 
+-> 
~ 
C> 500 
3 5 7 9 11 13 15 
Tuning Voltage (volts) 
Figure 7. Modified VCO Performance. 
The ferrite beads and the aluminum chassis reduced the parasitic 
capacitance such that a higher output frequency was generated with the 
same tuning voltage. The performance of the modified VCO was very stable 
and repeatable. Figures 8 and 9 show the spectrum of the VCO output 
at the ends of the tuning range. Figure 10 and 11 are time domain 
pictures of the same signals driving the 50~ input to the oscilloscope. 
Additional circuitry was needed to match the required tuning 
voltages of the VCO to the error voltage out of the phase detector. The 
phase detector output swings from 0.75 to 2.25 volts, while the VCO 
requires 3.5 to 15 volts. The match can be accomplished by an 
amplification of 8 with a level shift of -2.5 volts. Both the 
amplification and level shift can be accomplished by the single op 
amp circuit (Seidman 1983) shown in Figure 12. 
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Figure 12. Non-inverting Amplifier with Level Shift. 
v = 
0 
( 27) 
The desired amplification of 8 and level shift of -2.5 volts can be 
achieved with: 
R1 = 10 K~ 
R3 = 40 K~ 
R = 1.27 K~ 
c 
VEE = V = -10 volts 
C4APTER IV 
REFERENCE SOURCE 
The required reference source was a very stable 25 KHz TTL 
compatible square wave. The logical choice for the reference is a 
crystal oscillator. The nearest, whole number multiple of 25 KHz, 
oscillator available was an 800 KHz source. The 800 KHz was divided 
down to 25 KHz using two cascaded BCD counters pre-set to divide by 
32. 
Motorola 
BOO KHz TTL 
Crystal - .!. 32 -
-- • -· 
.. Oscillator 
Figure 13. Reference Source Circuit. 
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CHAPTER V 
PH ASE DETECTOR 
The phase detector of the phase-locked loop was chosen to be a 
Motorola MC4044 Phase-Frequency Detector. The phase-frequency detector 
acts as a phase detector during lock and aids acquisition when the loop 
is out of lock. The chip consists of logic circuitry plus a charge 
pump. The charge pump is illustrated in Figure 14. Logic circuitry 
closes s2 to raise the value of v3 or closes s1 to lower it. This type 
of detector is ideal for a type-2 loop. Type-2 loops have no steady-
state phase error; therefore, s1 and s2 never close and no transients 
are generated. The phase-frequency detector is also superior to other 
phase detectors because it ·has a full 720° phase range, compared to 
the standard 360°. 
v2 0"------------------~~--------2 
vl o-------------------~~---------4 1 
Figure 14. Charge Pump. 
28 
The transfer function of the phase frequency detector is shown in 
Figure 15. The output of the charge pump must be biased to +1.5 volts 
to ens u re e q u al po s i ti v e an d n e g at i v e s w i n gs o f the output . Fi g u re 16 
shows the complete phase-frequency detector circuit layout. 
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Figure 16. Phase Detector Circuit. 
CHAPTER VI 
FREQUENCY DIVIDER 
Design 
A frequency synthesizer requires programmable dividers to be placed 
in the feedback path of the phased-locked loop. As the divisor is 
changed, the output frequency of the synthesizer is changed. The 
synthesizer described in this paper requires a divider chain adjustable 
to divide between 16,000 and 20,000 in increments of 4. The first 
element in the chain must be an ECL fixed divide by 4 prescaler. This 
gets the VCO output down to the 125 MHz range where it can be followed 
by a divider programmable to divide from 4,000 to 5,000 in increments 
of 1. A programmable divider composed of four cascaded decade counters 
is difficult to implement at 125 MHz, even using ECL logic. However, a 
technique exists called "Pulse Swallowing" (Manassewitsch 1976) which 
allows direct high-frequency division without any sacrifice in 
resolution. This technique uses only one high-speed integrated circuit, 
followed by simple divider circuitry operating at one-tenth the speed. 
The high-speed logic consists of a Motorola MC12013 dual modulus 
prescaler. The prescaler can be programmed to divide by 10 or 11. The 
low speed division is performed by four Motorola MC-4016 TTL 
programmable decade counters. A counter control logic chip is utilized 
29 
30 
to detect zero crossings of the MC-4016, control the modulus of the 
MC12013, and provide an ECL-TTL interface. Figure 17 shows the circuit 
diagram of the "Pulse Swallowing" logic. 
The operation of the circuit is as follows. Initially, the three 
most significant digits are programmed into counters, three, two and 
one, respectively, to form: 
N = 100 N 3 + 10 N 2 + N l p p p p ( 2 8) 
The least significant digit, A, is programmed into counter zero. 
When operation begins, counters number three, two and one begin 
counting down from N . At the same time, counter zero begins counting p 
down from A. The modulus of the MC12013 is 11 until counter zero 
counts down to zero, then the modulus switches to 10 where it remains 
until Np has reached zero. If the modulus was always 10, the operation 
would be: 
( 29) 
But, by replacing A divide by 10s with A divide by lls, the operation 
is: 
f 0 u t = [ 10 ( N p - A) + 11 ( A) ] · f re f 
= (10 N p lOA + llA) · f ref 
= ( 10 Np + A) · f ref ( 30) 
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f 0 u t = ( 10 0 0 Np 3 + 10 0 N p 2 + 10 Np l + A) · f re f ( 31 ) 
This "pulse swallowing" circuit can provide divisors programmable up 
to 9999 operating on a 125 MHz signal with the maximum clock rate of 
the programmable dividers being 12.5 MHz. 
Implementation 
The two ECL prescalers were soldered onto copper boards with OSM 
input and output connectors. The divide by 4 prescaler board was 
enclosed in a grounded aluminum chassis due to its high speed and close 
proximity to the VCO and the other prescaler. All of the TTL circuitry 
was wired on a single bread board. 
The prescalers were tested independently using a sine-wave 
generator with the outputs driving the 50rt input to the oscilloscope. 
The prescalers performed as predicted with only slightly degraded pulse 
wave forms. The TTL dividers and control logic were then connected to 
the prescalers and the entire system performed as expected with a well 
defined pulse output. 
The programmable inputs to the dividers were provided by a four-
digit, BCD output, thumbwheel switch. 
CHAPTER VII 
RESULTS AND CONCLUSIONS 
The elements that comprise the frequency synthesizer were all 
tested individually and performed as expected. When the subsystems 
were initially interconnected, somewhat degraded results were obtained. 
The lock range was smaller and the VCO noise was greater than was 
predicted by the operation of the individual components. Good phase 
lock was achieved over the 515 MHz to 565 MHz range. Figure 18 
shows the unfiltered phase detector output while the loop is locked 
at 540 MHz. The phase detector will only put out a periodic rectangular 
waveform when the system is in phase lock. The duty cycle of this 
waveform determines the error voltage. 
The spectrum of the output at 515 MHz and 565 MHz are shown in 
figures 19 and 20, respectively. The frequencies are correct, but 
the noise has increased over that of the independent VCO. The lock 
range is also limited by the output noise. As the VCO tunes farther 
from the center frequency, the noise increases to a point where phase 
lock is no longer possible. 
Upon isolation of the individual components, it was determined 
that the increased noise was due, at least in part, to interference 
between the VCO and the dual modulous prescaler. The noise was 
reduced by shielding the prescaler. 
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Future work along these lines could be beneficial to the better 
understanding of the frequency synthesizer system. Particular emphasis 
should be placed on packaging and phase noise analysis. Packaging 
was a major contributor to degraded performance, and phase noise can 
be critical in a Digital Coherent Indirect Synthesizer. 
APPENDICES 
APPENDIX A 
COMMON-EMITTER TO COMMON-BASE S-PARAMETER CONVERSION 
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The conversion from common-emitter S-parameters to common-base 
S-parameters is a three-step process. The first step converts the CE 
S-parameters to CE h-parameters (Vendelin 1982). 
The second step converts the CE h-parameters to CB h-parameters 
(Casasent 1973). 
h12 CB = hll CB h22 CB (h21 CE + l) - h12 CE 
41 
- h21 CE 
=----
1 + h21 CE 
h22 CE 
= -:--------( h 2 l CE + l) 
The third and final step converts the CB h-parameters to CB 
S-parameters (Vendelin 1982). 
= -2 h21 
(hll + l)(h22 + 1) 
A FORTRAN program was developed, using these equations~ to perform 
the conversion. The program greatly reduces the probability of error 
which can be quite high due to the fact that all the S and h 
parameters are complex numbers. The FORTRAN source code is listed 
on the following pages. 
42. 
C THIS PROGRAM CONVERTS COMMON EMMITER S-PARAMETERS TO COMMON 
C BASE S-PARAMETERS. 
C 1) CONVERT CE S-PARAMETERS TO CE H-PARAMETERS 
C PAGE 12 "S-PARAMETER BOOK" BY VENDELIN 
C 2) CONVERT CE H-PARAMETERS TO CB H-PARAMETERS 
C PAGE 83 "ELECTRONIC CIRCUITS" 
C 3) CONVERT CB H-PARAMETERS TO CB S-PARAMETERS 
C PAGE 12 "S-PARAMETER BOOK" BY VENDELIN 
COMPLEX Sll CB, Sl2 CB, S21 CB, S22 CB 
COMPLEX Sll-CE, Sl2-CE, S21-CE, 522-CE 
COMPLEX Hll-CB, Hl2-CB, H21-CB, H22-CB 
COMPLEX Hll-CE, Hl2-CE, H21-CE, H22-CE 
COMPLEX Zll-CB, Zl2=CB, 221-CB, 222-CB 
COMPLEX Zll-CE, 212 CE, Z2l=CE, Z22-CE 
COW:'Lt:X lJt.:NOMINATOR-
CHARACTERw ~u TRANS 
REAL IC 
PI = 3.1415926 
\rnITE(6,*)'ENTER TRANSISTER NUMBER{NAME).' 
READ(S,9) TRANS 
9 FORMAT(A20) 
11 
12 
13 
14 
WRITE(6,*)'ENTER Vee (volts) and Ie (ma).' 
READ {S,*) VCE, IC 
WRITE(6,*)'ENTER FREQ IN MHZ.' 
READ(S,*) F MHZ 
WRITE(6,*)'ENTER MAG(NON-DB) AND PHASE(DEG) OF CE S-PARAMS' 
WRITE(6,*)'INPUT Sll MAG AND PHASE' 
READ(S,*)Sll CE MAG, Sll CE PHASE DEG 
WRITE(6,*)'INPUT Sl2 MAG-AND PHASE' 
READ(S,*)Sl2 CE MAG, Sl2 CE PHASE DEG 
WRITE(6,*)'INPUT S21 MAG-AND PHASE' 
READ(S,*)S21 CE MAG, S21 CE PHASE DEG 
WRITE(6,*)'INPUT S22 MAG-AND PHASE' 
READ(S,*)S22_CE_MAG, S22 CE PHASE DEG 
OPEN(UNIT=l,NAME='SPARAM' ,TYPE='NEW') 
WRITE ( 1 I*) , , 
WRITE(l,*)' 
WRITE ( 1 I*) I 
WRITE(!,*)' 
\JR IT E ( l I * ) I 
WRITE ( 1, *) , I 
TRANSISTOR ',TRANS 
Vee = ',VCE,' volts' 
I e = ' , I e , ' ma ' 
Freq= ',F_MHZ,' MHz' 
\·lRITE(l,*)' CE MAGNITUDE PHASE' 
WRITE(l,ll)Sll CE MAG, Sll CE PHASE DEG 
WRITE(l,12)Sl2-CE-MAG, Sl2-CE-PHASE-DEG 
WRITE(l,13)S21-CE-MAG, S21-CE-PHASE-DEG 
WRITE(l,14)S22-CE-MAG, S22-CE-PHASE-DEG 
WRITE ( l, *) , I - -
FORMAT(' 
FORMAT (I 
FORMAT( I 
FORMAT( I 
Sll ',4X,F8.S,3X,F8.2) 
Sl2 ',4X,F8.5,3X,F8.2) 
S21 I ,4X,F8.5,3X,F8.2) 
S22 ',4X,F8.S,3X,F8.2) 
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Sll CE PHASE = Sll CE PHASE DEG * PI/180. 
Sl2 CE PHASE = Sl2-CE-PHASE-DEG * PI/180. 
S21 CE PHASE = 521-CE-PHA5E-DEG * PI/180. 
S22-CE-PHA5E = 522-CE-PHASE-DEG * PI/180. 
Sll CE 
Sl2-CE 
S2l-CE 
S22-CE 
= Sll CE MAG* CMPLX(COS(Sll CE PHASE),SIN(Sll CE PHASE)) 
Sl2-CE-MAG * CMPLX(COS(Sl2-CE-PHASE),SIN(Sl2-CE-PHASE)) 
521-CE~MAG * CMPLX(COS(S2l-CE-PHASE),SIN(S21-CE-PHASE)) 
522-CE-MAG * CMPLX(COS(S22=CE=PHASE),SIN(S22=CE=PHASE)) 
CALL STABILITY FACTOR (Sll_CE, Sl2_CE, S2l_CE, S22_CE, 
& CE_STABILITY) 
DENOMINATOR= (1.0-Sll CE)*(l.0-S22 CE)-(Sl2 CE*S21 CE) 
211 CE ((l.O+Sll CE)*(l.0-S22 CE)+(Sl2 CE*S21 CE))/DENOMINATOR 
212-CE 2.0*Sl2 CE/DENOMINATOR- - -
221-CE 2.0*S21-CE/DENOMINATOR 
222-CE ((l.O-Sll_CE)*(l.O+S22_CE)+(Sl2_CE*S2l_CE))/DENOMINATOR 
WRITE ( l, *) ' CE INPUT IMPEDANCE =' , 211 CE 
WRITE(!,*)' CE OUTPUT IMPEDANCE=' ,Z22=CE 
WRITE(l,8)CE STABILITY 
HRITE(l,*)' 1 
8 FORMAT(' CE STABILITY FACTOR= ',F6.4) 
DENOMINATOR = (1.0-Sll CE)*(l.0+522 CE) + (Sl2 CE*S21 CE) 
Hll CE ((l.O+Sll CE}*(l.O+S22 CE)=(sl2 CE*S2l CE))/DENOMINATOR 
Hl2-CE 2.0 * Sl2-CE/DENOMINATOR - -
H21-CE = -2. 0 * S2l CE/DENOMINATOR 
H22-CE = ((l.0-S22_CE)*(l.0-Sll_CE)-(Sl2_CE*S2l_CE))/DENOMINATOR 
Hll CB 
H22 CB 
Hl2-CB 
H21-CB 
Hll CE/(H21 CE+l.0) 
H22-CE/(H21-CE+l.O) 
Hll-CB*H22 CB*(H21 CE+l) - Hl2 CE 
-H2l_CE/(l~O+H2l_CE) 
DENOMINATOR= (Hll_CB+l.O)*(H22_CB+l.0)-(Hl2_CB*H2l_CB) 
Sll CB 
512-CB 
521-CB 
522-CB 
= ((Hll CB-l.O)*(H22 CB+l.O)-{Hl2 CB*H21 CB))/DENOMINATOR 
2.0*HT2 CB/DENOMINATOR - -
-2.0*H2l CB/DENOMINATOR 
{(l.O+Hll_CB)*(l.O-H22_CB)+(Hl2_CB*H2~-CB)}/DENOMINATOR 
CALL STABILITY FACTOR (Sll_CB, Sl2_CB, S2l_CB, S22_CB, 
& CB_STABILITY) 
CALL CMPLX TO MAG AND PHASE (Sll CB,Sll CB MAG,Sll CB PHASE DEG) 
CALL CMPLX-TO-MAG-AND PHASE (Sl2-CB,Sl2-CB-MAG,Sl2-CB-PHASE-DEG) 
CALL CMPLX TO MAG AND PHASE (S21-CB,S21-CB-MAG,S21-CB-PHASE-DEG) 
CALL CMPLX-TO-MAG-AND-PHASE {S22=CB,S22=CB=MAG,522=CB=PHASE=DEG) 
WRITE(!,*)' CB MAGNITUDE PHASE' 
WRITE(l,ll)Sll CB MAG, Sll CB PHASE DEG 
WRITE(l,12}Sl2-CB-MAG, 512-CB-PHASE-DEG 
WRITE(l,13)521-CB-MAG, 521-CB-PHASE-DEG 
WRITE(l,14)S22=CB=MAG, 522-CB-PHA5E-DEG 
DENOMINATOR = (l.0-Sll_CB)*(l.0-522_CB)-(512_CB*521 CB) 
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Zll CB= ((l.O+Sll CB)*(l.0-522 CB)+(Sl2 CB*S21 CB))/DENOMINATOR 
Zl2-CB = 2.0*512 CB/DENOMINATOR- - -
Z21-CB = 2.0*521-CB/DENOMINATOR 
Z22-CB = ((l.O-STl_CB)*(l.O+S22_CB)+(Sl2_CB*S2l_CB))/DENOMINATOR 
7 
WRITE ( 1, *) ' ' 
WRITE(l,*)' CB INPUT IMPEDANCE 
WRITE(l,*)' CB OUTPUT IMPEDANCE 
WRITE(l,7)CB STABILITY 
FORMA!f(' CB STABILITY FACTOR= 
STOP 
END 
=' ,Zll CB 
=' ,Z22=CB 
',F6.4) 
SUBROUTINE CMPLX_TO_MAG_AND_PHASE(COMP,AMP,PHASE_DEG) 
COMPLEX COMP 
PI = 3.1415926 
AMP = SQRT(REAL(COMP)**2 + AIMAG(COMP)**2) 
PHASE DEG= ATAN2(AIMAG(COMP}, REAL(COMP)) * 180.0/~I 
RETURN 
END 
SUBROUTINE STABILITY_FACTOR (Sll, Sl2, S21, S22, STABILITY) 
C 2-PORT STABILITY FACTOR FROM 
C PAGE 22 "S-PARAMETER BOOK" BY VENDELIN 
COMPLEX Sll, Sl2, S21, S22 
D = CABS(Sll*S22 - Sl2*S21) 
STABILITY = (1.0 - CABS(Sll)**2 - CABS(S22)**2 + D**2)/ 
& (2.0*CABS(Sl2) * CABS(S21)) 
RETURN 
END 
APPENDIX B 
OSCILLATOR CRITERIA DESIGN PROGRAM 
c 
c 
c 
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THIS PROGRAM CALULATES THE REQUIRED INPUT RESONATER TO 
MAKE AN OSCILLATOR OSCILLATE. INPUTS FROM FILE OSC.DAT 
ARE: LINE 1: TRANSISTOR NAME (CHARACTER) 
LINE 2: COLLECTOR TO EMMITER VOLTAGE, COLLECTOR CURRENT 
LINE 3: FREQUENCY IN HZ. 
LINE 4: Sll, Sl2 (MAG AND PHASE) 
LINE 5: S21, S22 (MAG AND PHASE) 
LINE 6: LOAD RESISTANCE, LOAD CAP(pFS), LOAD INDUCT(nH'S) 
SllP 
!-----! !-------------! !----------! 
Zg <- -> 
Sll, Sl2 
S21, S22 !-> 
SERIES 
RESONANCE! 
Zl=RL+XL ! 
!-----! !-------------! !----------! 
Garnma_g Gamma 1 
CONDITIONS FOR OSCILLATION: STABILITY FACTOR K<l 
GAMMA G * SllP = 1 
Sl2 * S21 * GAMMA L 
SllP = Sll + -------------------
1 - (S22 * GAMMA_L) 
COMPLEX Sll, Sl2, S21, 522, SllP, ZL, ZG 
COMPLEX GAMMA L, GAMMA G 
CHARACTER*20 TRANS -
REAL IC, IND, IND_NH 
PI = 3.1415926 
zo = so.a !CHARACTERISTIC IMPEDANCE 
OPEN(UNIT=l,NAME='OSC' ,TYPE='OLD') 
READ(l,9) TRANS 
9 FORMAT(A20) 
READ (l,*) VCE, IC 
READ(l,*) FREQl, FREQ2 
READ(l,*)Sll MAG, Sll PHASE DEG, Sl2 MAG, Sl2 PHASE DEG 
READ(l,*)S21-MAG, 521-PHASE-DEG, S22=MAG, S22-PHASE-DEG 
READ(l,*)RL,-CAP_PF, IND_NH-
OPEN(UNIT=2,NAME='OSCOUT' ,TYPE='NEW') 
WRITE ( 2 , * ) ' ' 
WRITE(2,*)' 
WRITE(2,*)' 
WRITE(2,*)' 
TRANSISTOR ',TRANS 
Vee= ',VCE,' volts' 
le = ' , Ie, ' ma' 
WRITE ( 2, *) ' ' 
WRITE(2,*)' 
WRITE(2,ll)Sll MAG, 
WRITE(2,12)Sl2-MAG, 
\JRITE c 2, 13) s2()-tAG, 
MAGNITUDE 
S 11 PHASE DEG 
Sl2-PHASE-DEG 
S21-PHASE-DEG 
PHASE' 
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WRITE(2,14)S22 MAG, S22 PHASE DEG 
WRITE(2,*)' I - - -
WRITE(2,*)' LOAD' 
WRITE(2,*)' RESISTOR=' ,RL,' OHMS' 
WRITE ( 2, *)' CAPACITOR =' ,CAP pF,' pFs' 
WRITE ( 2, *)' INDUCTOR =', IND=nH,' nHs' 
WRITE ( 2 I* ) , , 
11 FORMAT(' Sll ',4X,F8.5,3X,F8.2) 
12 FORMAT(' 512 ',4X,F8.S,3X,F8.2) 
13 FORMAT(' 521 ',4X,F8.5,3X,F8.2) 
14 FORMAT(' 522 I ,4X,F8.5,3X,F8.2) 
8 
Sll PHASE 
512-PHA5E 
521-PHASE 
522-PHA5E 
511 PHASE DEG * PI/180. 
= 512-PHA5E-DEG * PI/180. 
= 521-PHASE-DEG * PI/180. 
S22-PHASE-DEG * PI/180. 
Sll Sll MAG* CMPLX(C05(Sll PHA5E),SIN(Sll PHASE)) 
Sl2 = Sl2-MAG * CMPLX(COS(512-PHASE),SIN(Sl2-PHA5E)) 
S21 = S21-MAG * CMPLX(C05(S21-PHASE),SIN(S21-PHASE)) 
S22 S22-MAG * CMPLX(COS(S22=PHASE) ,SIN(S22=PHASE)) 
CALL STABILITY FACTOR (Sll, Sl2, S21, S22, 
& STABILITY) 
WRITE(2,8) STABILITY 
WRITE ( 2 I * ) , I 
FORMAT(' STABILITY FACTOR 
CAP CAP PF * l.E-12 
IND IND-NH * 1. E-9 
DO 100 I=l,2 
IF (I .EQ. 1) FREQ = FREQl 
IF (I .EQ. 2) FREQ FREQ2 
WRITE ( 2 I * ) , , 
',F6.4) 
WRITE(2,*)' Freq= ',FREQ*l.E-6,' MHz' 
WRITE ( 2, *) ' ' 
W = 2.0 * PI * FREQ 
IF ( CAP .EQ. 0.0 .AND. IND .NE. 0.0 ) THEN !INDUCTIVE LOAD 
XL = W * IND 
ELSE IF ( CAP .NE. 0.0 .AND. IND .EQ. 0.0 ) THEN ! CAP LOAD 
XL = -1.0/(W * CAP) 
ELSE 
WRITE(6,*)'EITHER CAP OR INDUCTANCE MUST BE ZERO.' 
STOP 
END IF 
ZL = CMPLX( RL, XL) 
WRITE(2,*)' LOAD IMPEDANCE=' ,ZL 
GAMMA L = (ZL - ZO)/(ZL + ZO) 
WRITET2,*)' LOAD REFL COEF =',GAMMA L 
S ll P = S 11 + ( S 12 * S 21 *GAMMA L ) / ( 1. 0- ( S 2 2 *GAMMA L ) ) 
WRITE(2,*)' Sll PRIME;. ,SllP -
SllP MAG = CABS(SllP) 
WRITE(2,*)' 511 PRIME MAGNITUDE =',SllP_MAG 
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IF (SllP MAG .LT. 1) THEN 
WRITE(2°,*)'SORRY CANNOT MEET OSCILLATION CRITERIA.' 
GO TO 100 
END IF 
GAMMA G = l.0/511P 
HRITE(2,*)' GENERATOR REFL COEF =' ,GAMMA_G 
ZG = zo * ( 1. O+GAMMA G) I ( l. 0-GAMMA G) 
WRITE{2,*)' GENERATOR IMPEDANCE=' ,ZG 
XG = AIMAG(ZG) 
IF (XG .GT. 0) THEN !INDUCTIVE RESONATOR AT GENERATOR 
RESONATOR = XG/W * l.OE9 
WRITE(2,*)' INPUT RESONATOR=' ,RESONATOR,' nH INDUCTOR' 
ELSE ! CAPACITIVE RESONATOR 
RESONATOR = -1.0/(W*XG) * l.OE12 
WRITE(2,*)' INPUT RESONATOR=' ,RESONATOR,' pF CAPACITOR' 
END IF 
100 CONTINUE 
CLOSE(2) 
CLOSE (1) 
STOP 
END 
SUBROUTINE CMPLX_TO_MAG_AND_PHASE(COMP,AMP,PHASE_DEG) 
COMPLEX COMP 
PI = 3.1415926 
AMP = SQRT(REAL(COMP)**2 + AIMAG{COMP)**2) 
PHASE DEG= ATAN2{AIMAG{COMP), REAL(COMP)) * 180.0/PI 
RETURN 
END 
SUBROUTINE STABILITY FACTOR (Sll, Sl2, 521, S22, STABILITY) 
C 2-PORT STABILITY FACTOR FROM 
C PAGE 22 "S-PARAMETER BOOK" BY VENDELIN 
COMPLEX 511, 512, 521, 522 
D = CAB5(Sll*522 - 512*521} 
STABILITY = (1.0 - CABS(Sll)**2 - CABS(522)**2 + D**2)/ 
& (2.0*CABS(512) * CABS(S21)) 
RETURN 
END 
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